clash-prelude-0.10.6: CAES Language for Synchronous Hardware - Prelude library

Copyright(C) 2013-2016, University of Twente
LicenseBSD2 (see the file LICENSE)
MaintainerChristiaan Baaij <christiaan.baaij@gmail.com>
Safe HaskellTrustworthy
LanguageHaskell2010
Extensions
  • FlexibleContexts
  • MagicHash

CLaSH.Prelude.BitReduction

Description

 

Synopsis

Documentation

>>> :set -XDataKinds
>>> import CLaSH.Prelude

reduceAnd :: (BitPack a, KnownNat (BitSize a)) => a -> Bit Source

Are all bits set to '1'?

>>> pack (-2 :: Signed 6)
11_1110
>>> reduceAnd (-2 :: Signed 6)
0
>>> pack (-1 :: Signed 6)
11_1111
>>> reduceAnd (-1 :: Signed 6)
1

reduceOr :: BitPack a => a -> Bit Source

Is there at least one bit set to '1'?

>>> pack (5 :: Signed 6)
00_0101
>>> reduceOr (5 :: Signed 6)
1
>>> pack (0 :: Signed 6)
00_0000
>>> reduceOr (0 :: Signed 6)
0

reduceXor :: BitPack a => a -> Bit Source

Is the number of bits set to '1' uneven?

>>> pack (5 :: Signed 6)
00_0101
>>> reduceXor (5 :: Signed 6)
0
>>> pack (28 :: Signed 6)
01_1100
>>> reduceXor (28 :: Signed 6)
1
>>> pack (-5 :: Signed 6)
11_1011
>>> reduceXor (-5 :: Signed 6)
1