hsverilog-0.1.0: Synthesizable Verilog DSL supporting for multiple clock and reset

Safe HaskellNone
LanguageHaskell2010

HsVerilog.Verilog.Internal

Documentation