Resolving dependencies...
Configuring verilog-0.0.11...
Building verilog-0.0.11...
Failed to install verilog-0.0.11
Build log ( /home/builder/.cabal/logs/verilog-0.0.11.log ):
cabal: Entering directory '/tmp/cabal-tmp-11760/verilog-0.0.11'
Configuring verilog-0.0.11...
Building verilog-0.0.11...
Preprocessing library verilog-0.0.11...
[1 of 8] Compiling Language.Verilog.Parser.Tokens ( Language/Verilog/Parser/Tokens.hs, dist/build/Language/Verilog/Parser/Tokens.o )
[2 of 8] Compiling Language.Verilog.Parser.Preprocess ( Language/Verilog/Parser/Preprocess.hs, dist/build/Language/Verilog/Parser/Preprocess.o )
[3 of 8] Compiling Language.Verilog.Parser.Lex ( dist/build/Language/Verilog/Parser/Lex.hs, dist/build/Language/Verilog/Parser/Lex.o )

dist/build/Language/Verilog/Parser/Lex.hs:428:32: error:
    • Couldn't match expected type ‘[AlexAcc
                                       (AlexPosn -> String -> Token) t]’
                  with actual type ‘e0’
        because type variable ‘t’ would escape its scope
      This (rigid, skolem) type variable is bound by
        the inferred type of
        alex_scan_tkn :: t
                         -> AlexInput
                         -> Int#
                         -> AlexInput
                         -> Int#
                         -> AlexLastAcc (AlexPosn -> String -> Token)
                         -> (AlexLastAcc (AlexPosn -> String -> Token),
                             (AlexPosn, Char, [Byte], String))
        at dist/build/Language/Verilog/Parser/Lex.hs:(425,1)-(465,47)
    • In the first argument of ‘check_accs’, namely
        ‘(alex_accept `quickIndex` (I# (s)))’
      In the expression: (check_accs (alex_accept `quickIndex` (I# (s))))
      In an equation for ‘new_acc’:
          new_acc = (check_accs (alex_accept `quickIndex` (I# (s))))
    • Relevant bindings include
        check_accs :: [AlexAcc (AlexPosn -> String -> Token) t]
                      -> AlexLastAcc (AlexPosn -> String -> Token)
          (bound at dist/build/Language/Verilog/Parser/Lex.hs:456:9)
        user :: t
          (bound at dist/build/Language/Verilog/Parser/Lex.hs:425:15)
        alex_scan_tkn :: t
                         -> AlexInput
                         -> Int#
                         -> AlexInput
                         -> Int#
                         -> AlexLastAcc (AlexPosn -> String -> Token)
                         -> (AlexLastAcc (AlexPosn -> String -> Token),
                             (AlexPosn, Char, [Byte], String))
          (bound at dist/build/Language/Verilog/Parser/Lex.hs:425:1)

dist/build/Language/Verilog/Parser/Lex.hs:439:17: error:
    • Pattern bindings containing unlifted types should use an outermost bang pattern:
        ((I# (ord_c))) = fromIntegral c
    • In the expression:
        let
          (base) = alexIndexInt32OffAddr alex_base s
          ((I# (ord_c))) = fromIntegral c
          (offset) = (base +# ord_c)
          ....
        in
          case new_s of {
            -1# -> (new_acc, input)
            _ -> alex_scan_tkn
                   user
                   orig_input
                   (if c < 128 || c >= 192 then (len +# 1#) else len)
                   new_input
                   new_s
                   new_acc }
      In a case alternative:
          Just (c, new_input)
            -> let
                 (base) = alexIndexInt32OffAddr alex_base s
                 ((I# (ord_c))) = fromIntegral c
                 ....
               in
                 case new_s of {
                   -1# -> (new_acc, input)
                   _ -> alex_scan_tkn
                          user
                          orig_input
                          (if c < 128 || c >= 192 then (len +# 1#) else len)
                          new_input
                          new_s
                          new_acc }
      In the second argument of ‘seq’, namely
        ‘case alexGetByte input of {
           Nothing -> (new_acc, input)
           Just (c, new_input)
             -> let
                  (base) = ...
                  ....
                in
                  case new_s of {
                    -1# -> ...
                    _ -> alex_scan_tkn
                           user
                           orig_input
                           (if c < 128 || c >= 192 then (len +# 1#) else len)
                           new_input
                           new_s
                           new_acc } }’

dist/build/Language/Verilog/Parser/Lex.hs:443:31: error:
    • Couldn't match expected type ‘Bool’ with actual type ‘Int#’
    • In the first argument of ‘(&&)’, namely ‘(offset >=# 0#)’
      In the expression: (offset >=# 0#) && (check ==# ord_c)
      In the expression:
        if (offset >=# 0#) && (check ==# ord_c) then
            alexIndexInt16OffAddr alex_table offset
        else
            alexIndexInt16OffAddr alex_deflt s

dist/build/Language/Verilog/Parser/Lex.hs:443:50: error:
    • Couldn't match expected type ‘Bool’ with actual type ‘Int#’
    • In the second argument of ‘(&&)’, namely ‘(check ==# ord_c)’
      In the expression: (offset >=# 0#) && (check ==# ord_c)
      In the expression:
        if (offset >=# 0#) && (check ==# ord_c) then
            alexIndexInt16OffAddr alex_table offset
        else
            alexIndexInt16OffAddr alex_deflt s
cabal: Leaving directory '/tmp/cabal-tmp-11760/verilog-0.0.11'
cabal: Error: some packages failed to install:
verilog-0.0.11 failed during the building phase. The exception was:
ExitFailure 1