• Home
• Search 
• Browse
• What's new
• Upload
• User accounts

Directory listing for clash-lib-1.0.0 source tarball

clash-lib-1.0.0/

• CHANGELOG.md
• LICENSE
• README.md
• Setup.hs
• clash-lib.cabal
• prims/
  • common/
    • Clash_Annotations_BitRepresentation_Deriving.json
    • Clash_Class_BitPack.json
    • Clash_Explicit_Signal.json
    • Clash_GHC_GHC2Core.json
    • Clash_Intel_ClockGen.json
    • Clash_Magic.json
    • Clash_Promoted_Nat.json
    • Clash_Promoted_Nat_Unsafe.json
    • Clash_Promoted_Symbol.json
    • Clash_Signal_BiSignal.json
    • Clash_Signal_Bundle.json
    • Clash_Signal_Internal.json
    • Clash_Sized_Internal_BitVector.json
    • Clash_Sized_Internal_Index.json
    • Clash_Sized_Internal_Signed.json
    • Clash_Sized_Internal_Unsigned.json
    • Clash_Sized_RTree.json
    • Clash_Sized_Vector.json
    • Clash_Transformations.json
    • Clash_XException.json
    • Control_Exception_Base.json
    • Debug_Trace.json
    • GHC_Base.json
    • GHC_CString.json
    • GHC_Classes.json
    • GHC_Err.json
    • GHC_IO_Exception.json
    • GHC_Integer_Type.json
    • GHC_Magic.json
    • GHC_Natural.json
    • GHC_Prim.json
    • GHC_Real.json
    • GHC_TypeNats.json
    • GHC_Typelits.json
    • GHC_Types.json
    • Unsafe_Coerce.json
  • commonverilog/
    • Clash_Class_Exp.json
    • Clash_Intel_DDR.json
    • Clash_Promoted_Nat.json
    • Clash_Signal_Internal.json
    • Clash_Sized_Internal_BitVector.json
    • Clash_Sized_Internal_Index.json
    • Clash_Sized_Internal_Signed.json
    • Clash_Sized_Internal_Unsigned.json
    • Clash_Sized_Vector.json
    • Clash_Transformations.json
    • Clash_Xilinx_ClockGen.json
    • GHC_Base.json
    • GHC_Classes.json
    • GHC_Int.json
    • GHC_Integer_Logarithms.json
    • GHC_Integer_Type.json
    • GHC_Natural.json
    • GHC_Prim.json
    • GHC_Word.json
  • systemverilog/
    • Clash_Explicit_BlockRam.json
    • Clash_Explicit_BlockRam_File.json
    • Clash_Explicit_DDR.json
    • Clash_Explicit_RAM.json
    • Clash_Explicit_ROM.json
    • Clash_Explicit_ROM_File.json
    • Clash_Explicit_Testbench.json
    • Clash_Intel_DDR.json
    • Clash_Prelude_ROM.json
    • Clash_Prelude_ROM_File.json
    • Clash_Signal_BiSignal.json
    • Clash_Signal_Internal.json
    • Clash_Sized_Internal_BitVector.json
    • Clash_Sized_Internal_Signed.json
    • Clash_Sized_Internal_Unsigned.json
    • Clash_Sized_RTree.json
    • Clash_Sized_Vector.json
    • Clash_Xilinx_DDR.json
    • GHC_Base.json
    • GHC_Classes.json
    • GHC_Integer_Type.json
    • GHC_Prim.json
  • verilog/
    • Clash_Explicit_BlockRam.json
    • Clash_Explicit_BlockRam_File.json
    • Clash_Explicit_DDR.json
    • Clash_Explicit_RAM.json
    • Clash_Explicit_ROM.json
    • Clash_Explicit_ROM_File.json
    • Clash_Explicit_Testbench.json
    • Clash_Intel_DDR.json
    • Clash_Prelude_ROM.json
    • Clash_Prelude_ROM_File.json
    • Clash_Signal_BiSignal.json
    • Clash_Signal_Internal.json
    • Clash_Sized_Internal_BitVector.json
    • Clash_Sized_Internal_Signed.json
    • Clash_Sized_Internal_Unsigned.json
    • Clash_Sized_RTree.json
    • Clash_Sized_Vector.json
    • Clash_Xilinx_DDR.json
    • GHC_Base.json
    • GHC_Classes.json
    • GHC_Integer_Type.json
    • GHC_Prim.json
  • vhdl/
    • Clash_Class_Exp.json
    • Clash_Explicit_BlockRam.json
    • Clash_Explicit_BlockRam_File.json
    • Clash_Explicit_DDR.json
    • Clash_Explicit_RAM.json
    • Clash_Explicit_ROM.json
    • Clash_Explicit_ROM_File.json
    • Clash_Explicit_Testbench.json
    • Clash_Intel_DDR.json
    • Clash_Prelude_ROM.json
    • Clash_Prelude_ROM_File.json
    • Clash_Promoted_Nat.json
    • Clash_Signal_BiSignal.json
    • Clash_Signal_Internal.json
    • Clash_Sized_Internal_BitVector.json
    • Clash_Sized_Internal_Index.json
    • Clash_Sized_Internal_Signed.json
    • Clash_Sized_Internal_Unsigned.json
    • Clash_Sized_RTree.json
    • Clash_Sized_Vector.json
    • Clash_Transformations.json
    • Clash_Xilinx_ClockGen.json
    • Clash_Xilinx_DDR.json
    • GHC_Base.json
    • GHC_Classes.json
    • GHC_Int.json
    • GHC_Integer_Logarithms.json
    • GHC_Integer_Type.json
    • GHC_Natural.json
    • GHC_Prim.json
    • GHC_Word.json
• src/
  • ClashDebug.h
  • Clash/
    • Backend.hs
    • Driver.hs
    • Netlist.hs
    • Netlist.hs-boot
    • Normalize.hs
    • Pretty.hs
    • Unique.hs
    • Util.hs
    • Annotations/
      • BitRepresentation/
        • ClashLib.hs
      • TopEntity/
        • Extra.hs
    • Backend/
      • SystemVerilog.hs
      • VHDL.hs
      • Verilog.hs
    • Core/
      • DataCon.hs
      • Evaluator.hs
      • FreeVars.hs
      • Literal.hs
      • Name.hs
      • Pretty.hs
      • Subst.hs
      • Subst.hs-boot
      • Term.hs
      • Term.hs-boot
      • TyCon.hs
      • TyCon.hs-boot
      • Type.hs
      • Type.hs-boot
      • TysPrim.hs
      • Util.hs
      • Var.hs
      • VarEnv.hs
    • Driver/
      • Types.hs
    • Netlist/
      • BlackBox.hs
      • Id.hs
      • Types.hs
      • Types.hs-boot
      • Util.hs
      • BlackBox/
        • Parser.hs
        • Types.hs
        • Util.hs
    • Normalize/
      • DEC.hs
      • PrimitiveReductions.hs
      • Strategy.hs
      • Strategy.hs-boot
      • Transformations.hs
      • Types.hs
      • Util.hs
    • Primitives/
      • Types.hs
      • Util.hs
      • GHC/
        • Int.hs
        • Literal.hs
        • Word.hs
      • Intel/
        • ClockGen.hs
      • Sized/
        • Vector.hs
    • Rewrite/
      • Combinators.hs
      • Types.hs
      • Util.hs
    • Util/
      • Graph.hs
  • Data/
    • Aeson/
      • Extra.hs
    • Semigroup/
      • Monad/
        • Extra.hs
    • Text/
      • Prettyprint/
        • Doc/
          • Extra.hs
    • Vector/
      • Primitive/
        • Extra.hs
  • GHC/
    • BasicTypes/
      • Extra.hs
    • SrcLoc/
      • Extra.hs