Changelog for clash-verilog-0.6.3
Changelog for the clash-systemverilog
package
0.6.3 November 17th 2015
- Fixes bugs:
- Name collision in verilog code #93
- Integer literals missing "32'sd" prefix when used in assignments.
- HO-primitives incorrect for nested vectors.
0.6.2 October 21st 2015
- New features:
- Support
clash-prelude
0.10.2
- Support
0.6.1 October 16th 2015
- New features:
- Support for
clash-prelude
0.10.1
- Support for
0.6
- New features:
- Support
clash-prelude-0.10
- Support
0.5.10 September 21st 2015
- New features:
- Report simulation time in assert messages
0.5.9 September 14th 2015
- Support for clash-lib-0.5.12
0.5.8 September 7th 2015
- Fixes bugs:
0.5.7 June 26th 2015
- New features:
- Generate Verilog-2001 instead of Verilog-2005: generated Verilog is now accepted by Altera/Quartus
0.5.6 June 25th 2015
-
New features:
- Support
clash-prelude-0.9
- Support
-
Fixes bug:
0.5.5 June 3rd 2015
- Initial release