pattern ACCESS_INDIRECT_COMMAND_READ_BIT :: AccessFlagBits | ACCESS_INDIRECT_COMMAND_READ_BIT specifies read access to indirect
command data read as part of an indirect build, trace, drawing or
dispatching command. Such access occurs in the
PIPELINE_STAGE_DRAW_INDIRECT_BIT
pipeline stage.
|
pattern ACCESS_INDEX_READ_BIT :: AccessFlagBits | ACCESS_INDEX_READ_BIT specifies read access to an index buffer as part
of an indexed drawing command, bound by
cmdBindIndexBuffer . Such access
occurs in the
PIPELINE_STAGE_VERTEX_INPUT_BIT
pipeline stage.
|
pattern ACCESS_VERTEX_ATTRIBUTE_READ_BIT :: AccessFlagBits | ACCESS_VERTEX_ATTRIBUTE_READ_BIT specifies read access to a vertex
buffer as part of a drawing command, bound by
cmdBindVertexBuffers . Such access
occurs in the
PIPELINE_STAGE_VERTEX_INPUT_BIT
pipeline stage.
|
pattern ACCESS_UNIFORM_READ_BIT :: AccessFlagBits | ACCESS_UNIFORM_READ_BIT specifies read access to a
uniform buffer
in any shader pipeline stage.
|
pattern ACCESS_INPUT_ATTACHMENT_READ_BIT :: AccessFlagBits | ACCESS_INPUT_ATTACHMENT_READ_BIT specifies read access to an
input attachment
within a render pass during subpass shading or fragment shading. Such
access occurs in the
PIPELINE_STAGE_2_SUBPASS_SHADING_BIT_HUAWEI
or
PIPELINE_STAGE_FRAGMENT_SHADER_BIT
pipeline stage.
|
pattern ACCESS_SHADER_READ_BIT :: AccessFlagBits | ACCESS_SHADER_READ_BIT specifies read access to a
uniform buffer,
uniform texel buffer,
sampled image,
storage buffer,
physical storage buffer,
shader binding table,
storage texel buffer,
or
storage image
in any shader pipeline stage.
|
pattern ACCESS_SHADER_WRITE_BIT :: AccessFlagBits | ACCESS_SHADER_WRITE_BIT specifies write access to a
storage buffer,
physical storage buffer,
storage texel buffer,
or
storage image
in any shader pipeline stage.
|
pattern ACCESS_COLOR_ATTACHMENT_READ_BIT :: AccessFlagBits | ACCESS_COLOR_ATTACHMENT_READ_BIT specifies read access to a
color attachment,
such as via
blending,
logic operations,
or via certain
subpass load operations.
It does not include
advanced blend operations.
Such access occurs in the
PIPELINE_STAGE_COLOR_ATTACHMENT_OUTPUT_BIT
pipeline stage.
|
pattern ACCESS_COLOR_ATTACHMENT_WRITE_BIT :: AccessFlagBits | ACCESS_COLOR_ATTACHMENT_WRITE_BIT specifies write access to a
color, resolve, or depth/stencil resolve attachment
during a
render pass
or via certain
subpass load and store operations.
Such access occurs in the
PIPELINE_STAGE_COLOR_ATTACHMENT_OUTPUT_BIT
pipeline stage.
|
pattern ACCESS_DEPTH_STENCIL_ATTACHMENT_READ_BIT :: AccessFlagBits | ACCESS_DEPTH_STENCIL_ATTACHMENT_READ_BIT specifies read access to a
depth/stencil attachment,
via
depth or stencil operations
or via certain
subpass load operations.
Such access occurs in the
PIPELINE_STAGE_EARLY_FRAGMENT_TESTS_BIT
or
PIPELINE_STAGE_LATE_FRAGMENT_TESTS_BIT
pipeline stages.
|
pattern ACCESS_DEPTH_STENCIL_ATTACHMENT_WRITE_BIT :: AccessFlagBits | ACCESS_DEPTH_STENCIL_ATTACHMENT_WRITE_BIT specifies write access to a
depth/stencil attachment,
via
depth or stencil operations
or via certain
subpass load and store operations.
Such access occurs in the
PIPELINE_STAGE_EARLY_FRAGMENT_TESTS_BIT
or
PIPELINE_STAGE_LATE_FRAGMENT_TESTS_BIT
pipeline stages.
|
pattern ACCESS_TRANSFER_READ_BIT :: AccessFlagBits | ACCESS_TRANSFER_READ_BIT specifies read access to an image or buffer
in a
copy
operation. Such access occurs in the
PIPELINE_STAGE_2_ALL_TRANSFER_BIT_KHR
pipeline stage.
|
pattern ACCESS_TRANSFER_WRITE_BIT :: AccessFlagBits | ACCESS_TRANSFER_WRITE_BIT specifies write access to an image or buffer
in a
clear
or
copy
operation. Such access occurs in the
PIPELINE_STAGE_2_ALL_TRANSFER_BIT_KHR
pipeline stage.
|
pattern ACCESS_HOST_READ_BIT :: AccessFlagBits | ACCESS_HOST_READ_BIT specifies read access by a host operation.
Accesses of this type are not performed through a resource, but directly
on memory. Such access occurs in the
PIPELINE_STAGE_HOST_BIT
pipeline stage.
|
pattern ACCESS_HOST_WRITE_BIT :: AccessFlagBits | ACCESS_HOST_WRITE_BIT specifies write access by a host operation.
Accesses of this type are not performed through a resource, but directly
on memory. Such access occurs in the
PIPELINE_STAGE_HOST_BIT
pipeline stage.
|
pattern ACCESS_MEMORY_READ_BIT :: AccessFlagBits | ACCESS_MEMORY_READ_BIT specifies all read accesses. It is always valid
in any access mask, and is treated as equivalent to setting all READ
access flags that are valid where it is used.
|
pattern ACCESS_MEMORY_WRITE_BIT :: AccessFlagBits | ACCESS_MEMORY_WRITE_BIT specifies all write accesses. It is always
valid in any access mask, and is treated as equivalent to setting all
WRITE access flags that are valid where it is used.
|
pattern ACCESS_NONE_KHR :: AccessFlagBits | ACCESS_NONE_KHR specifies no accesses.
|
pattern ACCESS_COMMAND_PREPROCESS_WRITE_BIT_NV :: AccessFlagBits | ACCESS_COMMAND_PREPROCESS_WRITE_BIT_NV specifies writes to the target
command buffer:VkBuffer preprocess outputs in
cmdPreprocessGeneratedCommandsNV .
Such access occurs in the
PIPELINE_STAGE_COMMAND_PREPROCESS_BIT_NV
pipeline stage.
|
pattern ACCESS_COMMAND_PREPROCESS_READ_BIT_NV :: AccessFlagBits | ACCESS_COMMAND_PREPROCESS_READ_BIT_NV specifies reads from buffer
inputs to
cmdPreprocessGeneratedCommandsNV .
Such access occurs in the
PIPELINE_STAGE_COMMAND_PREPROCESS_BIT_NV
pipeline stage.
|
pattern ACCESS_FRAGMENT_SHADING_RATE_ATTACHMENT_READ_BIT_KHR :: AccessFlagBits | ACCESS_FRAGMENT_SHADING_RATE_ATTACHMENT_READ_BIT_KHR specifies read
access to a fragment shading rate attachment during rasterization. Such
access occurs in the
PIPELINE_STAGE_FRAGMENT_SHADING_RATE_ATTACHMENT_BIT_KHR
pipeline stage.
|
pattern ACCESS_FRAGMENT_DENSITY_MAP_READ_BIT_EXT :: AccessFlagBits | ACCESS_FRAGMENT_DENSITY_MAP_READ_BIT_EXT specifies read access to a
fragment density map attachment
during dynamic
fragment density map operations
Such access occurs in the
PIPELINE_STAGE_FRAGMENT_DENSITY_PROCESS_BIT_EXT
pipeline stage.
|
pattern ACCESS_ACCELERATION_STRUCTURE_WRITE_BIT_KHR :: AccessFlagBits | ACCESS_ACCELERATION_STRUCTURE_WRITE_BIT_KHR specifies write access to
an acceleration structure or
acceleration structure scratch buffer
as part of a build or copy command. Such access occurs in the
PIPELINE_STAGE_ACCELERATION_STRUCTURE_BUILD_BIT_KHR
pipeline stage.
|
pattern ACCESS_ACCELERATION_STRUCTURE_READ_BIT_KHR :: AccessFlagBits | ACCESS_ACCELERATION_STRUCTURE_READ_BIT_KHR specifies read access to an
acceleration structure as part of a trace, build, or copy command, or to
an
acceleration structure scratch buffer
as part of a build command. Such access occurs in the
PIPELINE_STAGE_RAY_TRACING_SHADER_BIT_KHR
pipeline stage or
PIPELINE_STAGE_ACCELERATION_STRUCTURE_BUILD_BIT_KHR
pipeline stage.
|
pattern ACCESS_COLOR_ATTACHMENT_READ_NONCOHERENT_BIT_EXT :: AccessFlagBits | ACCESS_COLOR_ATTACHMENT_READ_NONCOHERENT_BIT_EXT specifies read access
to
color attachments,
including
advanced blend operations.
Such access occurs in the
PIPELINE_STAGE_COLOR_ATTACHMENT_OUTPUT_BIT
pipeline stage.
|
pattern ACCESS_CONDITIONAL_RENDERING_READ_BIT_EXT :: AccessFlagBits | ACCESS_CONDITIONAL_RENDERING_READ_BIT_EXT specifies read access to a
predicate as part of conditional rendering. Such access occurs in the
PIPELINE_STAGE_CONDITIONAL_RENDERING_BIT_EXT
pipeline stage.
|
pattern ACCESS_TRANSFORM_FEEDBACK_COUNTER_WRITE_BIT_EXT :: AccessFlagBits | ACCESS_TRANSFORM_FEEDBACK_COUNTER_WRITE_BIT_EXT specifies write access
to a transform feedback counter buffer which is written when
cmdEndTransformFeedbackEXT
executes. Such access occurs in the
PIPELINE_STAGE_TRANSFORM_FEEDBACK_BIT_EXT
pipeline stage.
|
pattern ACCESS_TRANSFORM_FEEDBACK_COUNTER_READ_BIT_EXT :: AccessFlagBits | ACCESS_TRANSFORM_FEEDBACK_COUNTER_READ_BIT_EXT specifies read access
to a transform feedback counter buffer which is read when
cmdBeginTransformFeedbackEXT
executes. Such access occurs in the
PIPELINE_STAGE_TRANSFORM_FEEDBACK_BIT_EXT
pipeline stage.
|
pattern ACCESS_TRANSFORM_FEEDBACK_WRITE_BIT_EXT :: AccessFlagBits | ACCESS_TRANSFORM_FEEDBACK_WRITE_BIT_EXT specifies write access to a
transform feedback buffer made when transform feedback is active. Such
access occurs in the
PIPELINE_STAGE_TRANSFORM_FEEDBACK_BIT_EXT
pipeline stage.
|