The verilog package

[Tags: bsd3, library]

A parser and DSL supporting a small subset of Verilog-95. Intended for machine generated, synthesizable code.

Properties

Versions0.0.0, 0.0.1, 0.0.2, 0.0.4, 0.0.5, 0.0.6, 0.0.7, 0.0.8, 0.0.9, 0.0.10, 0.0.11
Change logNone available
Dependenciesarray (>=0.4 && <5.0), base (>=4.0 && <5.0), monadLib (>=3.7 && <4.0)
LicenseBSD3
AuthorTom Hawkins <tomahawkins@gmail.com>
MaintainerTom Hawkins <tomahawkins@gmail.com>
CategoryLanguage, Hardware, Embedded
Home pagehttp://github.com/tomahawkins/verilog
Source repositoryhead: git clone git://github.com/tomahawkins/verilog.git
UploadedSun Jun 29 18:18:46 UTC 2014 by TomHawkins
DistributionsNixOS:0.0.11
Downloads1141 total (86 in last 30 days)
StatusDocs available [build log]
Successful builds reported [all 1 reports]

Modules

[Index]

Downloads

Maintainers' corner

For package maintainers and hackage trustees